

**ASSEMBLER DIRECTIVES**

- **OPT** - SPECIFIES OPTIONS FOR ASSEMBLY
- **OPTION A** - OPTIONS LIMITED BY THE DEFAULT VALUE
- **NOO (NO OBJECT)** - DO NOT LIST ALL INSTRUCTIONS AND THEIR (S)OP
- **NOG (NO GEN)** - DO NOT GENERATE MORE THAN ONE LINE OF CODE FOR A SINGLE INSTRUCTION
- **NOE (NO ECH)** - PRODUCE A CROSS REFERENCE LIST IN THE SYMBOL TABLE
- **ERR (NO E)** - CREATE AN ERROR FILE
- **VEN (NO V)** - CREATE AN ASSEMBLER OBJECT OUTPUT FILE
- **LIST (NO L)** - PRODUCE A FULL ASSEMBLY LISTING
- **BYTE** - PRODUCE A SINGLE BYTE IN MEMORY EQUAL TO SUM OF BITS SUPPLIED
- **WORD** - PRODUCE AN ADDRESS EQUATED TO MEMORY EQUAL TO EACH OPERAND SPECIFIED
- **WYTE** - PRODUCE TWO BYTES IN MEMORY EQUAL TO EACH OPERAND SPECIFIED
- **SIZE** - SPECIFY THE NUMBER OF BITS IN EACH OPERAND OF THE OPERAND
- **ASC** - ADVANCE THE LISTING TO THE TOP OF A NEW PAGE AND CHANGE TITLE
- **END** - DEFINES THE END OF A SOURCE PROGRAM
- **...** - DEFINES THE BIT NUMBER OF A NEW PROGRAM OR COUNTER SEQUENCE

ASCII CHARACTER SET (7-BIT CODE)


HEX	DEC	CHAR	HEX	DEC	CHAR	HEX	DEC	CHAR
00	0	SP	08	8	B			
01	1	SO	09	9	HT			
02	2	SI	0A	10	LF			
03	3	ST	0B	11	VT			
04	4	ET	0C	12	FF			
05	5	EH	0D	13	SO			
06	6	EH	0E	14	SH			
07	7	EH	0F	15	SI			
08	8	PS	10	16	DI			
09	9	PS	11	17	DU			
0A	10	PS	12	18	DL			
0B	11	PS	13	19	DD			
0C	12	PS	14	20	DU			
0D	13	PS	15	21	DD			
0E	14	PS	16	22	DU			
0F	15	PS	17	23	DD			
10	16	PS	18	24	DU			
11	17	PS	19	25	DD			
12	18	PS	1A	26	DU			
13	19	PS	1B	27	DD			
14	20	PS	1C	28	DU			
15	21	PS	1D	29	DD			
16	22	PS	1E	30	DU			
17	23	PS	1F	31	DD			
18	24	PS	20	32	DU			
19	25	PS	21	33	DD			
1A	26	PS	22	34	DU			
1B	27	PS	23	35	DD			
1C	28	PS	24	36	DU			
1D	29	PS	25	37	DD			
1E	30	PS	26	38	DU			
1F	31	PS	27	39	DD			
20	32	SP	28	40	AT			
21	33	SO	29	41	BT			
22	34	SI	2A	42	CT			
23	35	ST	2B	43	ET			
24	36	ET	2C	44	FT			
25	37	EH	2D	45	GT			
26	38	EH	2E	46	HT			
27	39	EH	2F	47	IT			
28	40	PS	30	48	PT			
29	41	PS	31	49	QT			
2A	42	PS	32	50	RT			
2B	43	PS	33	51	ST			
2C	44	PS	34	52	T			
2D	45	PS	35	53	U			
2E	46	PS	36	54	V			
2F	47	PS	37	55	W			
30	48	PS	38	56	X			
31	49	PS	39	57	Y			
32	50	PS	3A	58	Z			
33	51	PS	3B	59	[			
34	52	PS	3C	60	\			
35	53	PS	3D	61	]			
36	54	PS	3E	62	^			
37	55	PS	3F	63	_			
38	56	PS	40	64	`			
39	57	PS	41	65	a			
3A	58	PS	42	66	b			
3B	59	PS	43	67	c			
3C	60	PS	44	68	d			
3D	61	PS	45	69	e			
3E	62	PS	46	70	f			
3F	63	PS	47	71	g			
40	64	PS	48	72	h			
41	65	PS	49	73	i			
42	66	PS	4A	74	j			
43	67	PS	4B	75	k			
44	68	PS	4C	76	l			
45	69	PS	4D	77	m			
46	70	PS	4E	78	n			
47	71	PS	4F	79	o			
48	72	PS	50	80	p			
49	73	PS	51	81	q			
4A	74	PS	52	82	r			
4B	75	PS	53	83	s			
4C	76	PS	54	84	t			
4D	77	PS	55	85	u			
4E	78	PS	56	86	v			
4F	79	PS	57	87	w			
50	80	PS	58	88	x			
51	81	PS	59	89	y			
52	82	PS	5A	90	z			
53	83	PS	5B	91	{			
54	84	PS	5C	92				
55	85	PS	5D	93	}			
56	86	PS	5E	94	~			
57	87	PS	5F	95	DEL			

**LABELS**


- LABELS ARE THE FIRST 11 CHARACTERS OF AN INSTRUCTION
- LABELS CAN BE UP TO 6 ALPHANUMERIC CHARACTERS LONG AND MUST BEGIN WITH AN ALPHA CHARACTER
- A, X, Y, S, F AND THE 0 THROUGH 9 ARE RECEIVED AND CANNOT BE USED AS LABELS
- LABELS ARE PLACED ON THE TOP OF A NEW PAGE AND CHANGE TITLE
- LABELS CAN BE USED TO RESERVE AREAS IN MEMORY

**CHARACTERS USED AS SPECIAL PREFIXES:**

- **#** INDICATES AN ASSEMBLER DIRECTIVE
- **@** SPECIFIES THE IMMEDIATE MODE OF ADDRESSING
- **%** SPECIFIES A BIT PREFIXES A NUMBER
- **Q** SPECIFIES AN OCTAL NUMBER
- **B** SPECIFIES A BINARY NUMBER
- **!** SPECIFIES AN ASCII CHARACTER
- **^** INDICATES DIRECT ADDRESSING
- **~** INDICATES FOLLOWING TEXT ARE COMMENTS
- **~** SPECIFIES LOWER HALF OF A 16 BIT VALUE
- **~** SPECIFIES UPPER HALF OF A 16 BIT VALUE



DOC. NO. Z8500-00  
REV. 0, JAN. 1977













### INSTRUCTION SET

INSTRUCTION	OP	C	B	DESCRIPTION	ADDRESSING	INSTRUCTION	OP	C	B	DESCRIPTION	ADDRESSING
ADC #n	83	2	2	Add with carry to A	Immediate	LDA #n	A3	2	2	Load A	Immediate
ADC nn	8D	4	3	Add with carry to A	Absolute	LDA nn	AD	4	3	Load A	Absolute
ADC n	85	3	2	Add with carry to A	Zero Page	LDA n	A5	3	2	Load A	Zero Page
ADC (n,X)	81	6	2	Add with carry to A	Ind X	LDA (n,X)	A1	6	2	Load A	Ind X
ADC (n),Y	71	5+	2	Add with carry to A	Ind Y	LDA (n),Y	B1	5+	2	Load A	Ind Y
ADC n,X	75	4	2	Add with carry to A	Zero Page X	LDA n,X	B3	4	2	Load A	Zero Page X
ADC nn,X	7D	4+	3	Add with carry to A	Absolute X	LDA nn,X	BD	4+	3	Load A	Absolute X
ADC nn,Y	7E	7	3	Add with carry to A	Absolute Y	LDA nn,Y	B9	4+	3	Load A	Absolute Y
AND #n	29	2	2	AND to A	Immediate	LDX #n	A2	2	2	Load X	Immediate
AND nn	2D	4	3	AND to A	Absolute	LDX nn	AE	4	3	Load X	Absolute
AND n	25	3	2	AND to A	Zero Page	LDX n	A6	3	2	Load X	Zero Page
AND (n,X)	21	6	2	AND to A	Ind X	LDX (n,X)	BE	4+	3	Load X	Ind X
AND (n),Y	31	5+	2	AND to A	Ind Y	LDX (n),Y	B6	4+	3	Load X	Ind Y
AND n,X	35	4	2	AND to A	Zero Page X	LDX nn,X	BE	4+	3	Load X	Zero Page X
AND nn,X	3D	4+	3	AND to A	Absolute X	LDY #n	AD	2	2	Load Y	Immediate
AND nn,Y	3E	7	3	AND to A	Absolute Y	LDY nn	AC	4	3	Load Y	Absolute
ASL #n	0E	6	3	Arithmetic shift left	Absolute	LDY n	A4	3	2	Load Y	Zero Page
ASL n	06	5	2	Arithmetic shift left	Zero Page	LDY n,X	B4	4	2	Load Y	Absolute X
ASL A	0A	2	1	Arithmetic shift left	Accumulator	LDY nn,X	BC	4+	3	Load Y	Absolute X
ASL n,X	16	6	2	Arithmetic shift left	Zero Page X	LSR #n	4E	6	3	Logical shift right	Absolute
ASL nn,X	1E	7	3	Arithmetic shift left	Absolute X	LSR n	46	5	2	Logical shift right	Zero Page
BCC #n	90	2+	2	Branch if carry clear (C=0)	Relative	LSR A	4A	2	1	Logical shift right	Accumulator
BCC n	80	2+	2	Branch if carry set (C=1)	Relative	LSR n,X	56	6	2	Logical shift right	Zero Page X
BEQ #n	F0	2+	2	Branch if equal (Z=1)	Relative	LSR nn,X	5E	7	3	Logical shift right	Absolute X
BNE #n	D0	2+	2	Branch if not equal (Z=0)	Relative	NOP	EA	2	1	No operation	None
BMI #n	30	2+	2	Branch if minus (N=1)	Relative	ORA #n	09	2	2	OR to A	Immediate
BPL #n	10	2+	2	Branch if plus (N=0)	Relative	ORA nn	0D	4	3	OR to A	Absolute
BVC #n	50	2+	2	Branch if ovfl clear (V=0)	Relative	ORA n	05	3	2	OR to A	Zero Page
BVS #n	70	2+	2	Branch if ovfl set (V=1)	Relative	ORA (n,X)	01	6	2	OR to A	Ind X
BIT #n	9C	4	3	AND with A (A unchanged)	Absolute	ORA (n),Y	11	5+	2	OR to A	Ind Y
BIT n	84	3	2	AND with A (A unchanged)	Zero Page	ORA n,X	1A	4	2	OR to A	Zero Page X
BRK	00	7	1	Break (force interrupt)	None	ORA nn,X	1D	4+	3	OR to A	Absolute X
CLC	18	2	1	Clear carry	None	ORA nn,Y	19	4+	3	OR to A	Absolute Y
CLD	D8	2	1	Clear decimal mode	None	PHA	08	3	1	Push A onto stack	None
CLI	58	2	1	Clear IRQ disable	None	PHP	08	3	1	Push P onto stack	None
CLV	52	1	1	Clear overflow	None	PLA	08	4	1	Pull (pop) A from stack	None
CMP #n	C9	2	2	Compare with A	Immediate	PLP	08	4	1	Pull (pop) P from stack	None
CMP nn	CD	4	3	Compare with A	Absolute	ROL #n	2E	6	3	Rotate left through carry	Absolute
CMP n	C5	3	2	Compare with A	Zero Page	ROL n	2A	2	1	Rotate left through carry	Zero Page
CMP (n,X)	C1	6	2	Compare with A	Ind X	ROL n,X	36	6	2	Rotate left through carry	Zero Page X
CMP (n),Y	D1	5+	2	Compare with A	Ind Y	ROL nn,X	3E	7	3	Rotate left through carry	Absolute X
CMP n,X	D5	4	2	Compare with A	Zero Page X	ROR #n	6E	6	3	Rotate right through carry	Absolute
CMP nn,X	DD	4+	3	Compare with A	Absolute X	ROR n	66	5	2	Rotate right through carry	Zero Page
CMP nn,Y	D9	4+	3	Compare with A	Absolute Y	ROR A	6A	2	1	Rotate right through carry	Accumulator
CPX #n	E0	2	2	Compare with X	Immediate	ROR n,X	76	6	2	Rotate right through carry	Zero Page X
CPX nn	EC	4	3	Compare with X	Absolute	ROR nn,X	7E	7	3	Rotate right through carry	Absolute X
CPX n	E4	3	2	Compare with X	Zero Page	RTI	40	6	1	Return from interrupt	None
CPY #n	C0	2	2	Compare with Y	Immediate	RTS	60	6	1	Return from subroutine	None
CPY nn	CC	4	3	Compare with Y	Absolute	SBC #n	E3	2	2	Subtract with borrow from A	Immediate
CPY n	C4	3	2	Compare with Y	Zero Page	SBC nn	ED	4	3	Subtract with borrow from A	Absolute
DEC #n	CE	6	3	Decrement by one	Absolute	SBC n	E5	3	2	Subtract with borrow from A	Zero Page
DEC n	C6	5	2	Decrement by one	Zero Page	SBC (n,X)	E1	6	2	Subtract with borrow from A	Ind X
DEC n,X	D6	6	2	Decrement by one	Zero Page X	SBC (n),Y	F1	5+	2	Subtract with borrow from A	Ind Y
DEC nn,X	DE	7	3	Decrement by one	Absolute X	SBC n,X	FD	4+	3	Subtract with borrow from A	Zero Page X
DEX	CA	2	1	Decrement X by one	None	SBC nn,X	FD	4+	3	Subtract with borrow from A	Absolute X
DEY	B8	2	1	Decrement Y by one	None	SBC nn,Y	F9	4+	3	Subtract with borrow from A	Absolute Y
EOR #n	49	2	2	XOR to A	Immediate	SEC	38	2	1	Set carry	None
EOR nn	4D	4	3	XOR to A	Absolute	SED	F8	2	1	Set decimal mode	None
EOR n	45	3	2	XOR to A	Zero Page	SEI	78	2	1	Set IRQ disable	None
EOR (n,X)	41	6	2	XOR to A	Ind X	STA #n	8D	4	3	Store A	Absolute
EOR (n),Y	51	5+	2	XOR to A	Ind Y	STA nn	85	3	2	Store A	Zero Page
EOR n,X	55	4	2	XOR to A	Zero Page X	STA (n,X)	81	6	2	Store A	Ind X
EOR nn,X	5D	4+	3	XOR to A	Absolute X	STA (n),Y	91	6	2	Store A	Ind Y
EOR nn,Y	5E	4+	3	XOR to A	Absolute Y	STA n,X	95	4	2	Store A	Zero Page X
INC #n	EE	6	3	Increment by one	Absolute	STA nn,X	9D	5	3	Store A	Absolute X
INC n	E6	5	2	Increment by one	Zero Page	STA nn,Y	99	5	3	Store A	Absolute Y
INC n,X	F6	6	2	Increment by one	Zero Page X	STX #n	8E	4	3	Store X	Absolute
INC nn,X	FE	7	3	Increment by one	Absolute X	STX nn	86	3	2	Store X	Zero Page
INX	E8	2	1	Increment X by one	None	STX (n,X)	96	4	2	Store X	Zero Page X
INY	C8	2	1	Increment Y by one	None	STX (n),Y	9E	4	2	Store X	Ind Y
JMP #n	4C	3	3	Jump to new location	Absolute	STY #n	8C	4	3	Store Y	Absolute
JMP (nn)	6C	5	3	Jump to new location	Indirect	STY nn	94	3	2	Store Y	Zero Page
JSR #n	20	6	3	Jump to subroutine	Absolute	STY n,X	94	4	2	Store Y	Zero Page X
						TAX	AA	2	1	Transfer A to X	None
						TAY	AB	2	1	Transfer A to Y	None
						TSX	0F	2	1	Transfer S to X	None
						TXA	0A	2	1	Transfer X to A	None
						TXS	9A	2	1	Transfer X to S	None
						TYA	9E	2	1	Transfer Y to A	None

<b>Instruction Notes</b> ADC A←DATA+C←A BRK Ignore I flag, Set B=1 Push return address+1 Push P JSR Jump to IRQ vector Push return address-1 Jump absolute RTI Pop P, Pop PC RTS Pop PC, Increment PC SBC A←DATA-C←A	<b>Shift Instructions</b> ASL  ←0 LSR  0→ ROL  ← ROR  →	<b>Added Cycle Time</b> A (+) in the (C) column for branch instructions means: Add 0 if branch not taken. Add 1 if taken within page. Add 2 if taken across pages.  A (+) in the (C) column for other instructions means: Add 1 if indexing across page boundary.	<b>Assembler Symbols</b> # Assembler directive . Immediate addressing \$ Hex number prefix @ Octal number prefix % Binary number prefix ' ASCII character prefix () Indirect addressing In col 1 for comment	<b>Intentionally Blank</b>
--	---	--	--	----------------------------

DO NOT PLACE ON HOT SURFACES

Copyrighted and published by Micro Logic Corp., POB 174, Hackensack, NJ 07601. All rights reserved. End user comments invited. Printed in U.S.A. World copyrighted.

WHILE PREPARED WITH EXTREME CARE, MICRO LOGIC ASSUMES NO LIABILITY OR FITNESS FOR PURPOSE.

MICRO CHART  
 JAMES E. LEWIS

100%  
 PLASTIC

MICRO CHARTS: Z80, 6502-65XX, 8080-8085, 8084-8088, 8048 Family, 547400 TTL, pinout, BASIC Algorithms, Wordfitter, Electronic Components, Sampling Statistics, C Language.

Instant plastic MICRO CHART references are easily purchased from your favorite electronics store. For more information, call (609) 426-7000 and title(s) you want on back, to Micro Logic, P.O. Box 174, Dept. C, Hackensack, NJ 07602.

INSTANT  
 ACCESS

© 1980

### Hex to Instruction Conversion

LSD →

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0- BRK ORA (n,X)				ORA n	ASL n			PHP ORA #n	ASL A			ORA nn	ASL nn		
1- BPL ORA (n,Y)				ORA n,X	ASL n,X			CLC ORA #n				ORA nn,X	ASL nn,X		
2- JSR AND (n,X)				BIT n	AND n	ROL n		PLP AND #n	ROL A			BIT nn	AND nn	ROL nn	
3- BMI AND (n,Y)				AND n,X	ROL n,X			SEC AND #n				AND nn,X	ROL nn,X		
4- RTI EOR (n,X)				EOR n	LSR n			PHA EOR #n	LSR A			JMP EOR nn	LSR nn		
5- BVC EOR (n,Y)				EOR n,X	LSR n,X			CLI EOR #n				EOR nn,X	LSR nn,X		
6- RTS ADC (n,X)				ADC ROR n				PLA ADC #n	ROR A			JMP ADC nn	ROR nn		
7- BVS ADC (n,Y)				ADC ROR n,X				SEI ADC #n				ADC nn,X	ROR nn,X		
8- STA (n,X)				STY n	STX n			DEY TXA				STY nn	STX nn		
9- BCC STA (n,Y)				STY n,X	STX n,X			TYA STA	TXS			STA nn,X			
A- LDY LDA LDX (n,X)				LDY n	LDA n	LDX n		TAY LDA	TAX			LDY nn	LDA nn	LDX nn	
B- BCS LDA LDX (n,Y)				LDY n,X	LDA n,X	LDX n,X		CLV LDA	TSX			LDY nn,X	LDA nn,X	LDX nn,X	
C- CPY CMP #n (n,X)				CPY n	CMP n	DEC n		INY CMP #n	DEX			CPY nn	CMP nn	DEC nn	
D- #n CMP (n,Y)				CMP n,X	DEC n,X			CLD CMP #n				CMP nn,X	CMP nn,X	DEC nn,X	
E- CPX SBC #n (n,X)				CPX n	SBC n	INC n		INX SBC #n	NOP			CPX nn	SBC nn	INC nn	
F- BEQ SBC (n,Y)				SBC n,X	INC n,X			SED SBC #n				SBC nn,X	INC nn,X		

### Memory Map

ZERO PAGE	0000
	00FF
DATA & STACK*	0100
	01FF
	0200
RAM I/O ROM	
NMI VECTOR	FFFF
RES VECTOR	FFFA
I/O VECTOR	FFFC

\*In systems with < 512 bytes of RAM the hardware can ignore signal AB8, moving stack into page zero.

### Status Flags

MSB	NS	OV	DF	IF	Z	AC	CF	LSB
-----	----	----	----	----	---	----	----	-----

N = negative result  
 V = overflow  
 D = decimal mode  
 I = IRQ disable  
 Z = zero result  
 C = carry/borrow

Note: above is true when flag = 1.

Overflow normally signifies signed arithmetic result is out of range.

When D=1, only ADC and SBC use decimal (BCD) arithmetic.

### Effect on Flags

Instruction	NV	B	D	I	Z	C
ADC	NV	-	-	-	Z	C
AND	N	-	-	-	Z	-
ASL	N	-	-	-	Z	C
BIT	NV	-	-	-	Z	-
BRK	-	-	-	-	-	-
CLC	-	-	-	-	-	0
CLD	-	-	-	-	-	0
CLI	-	-	-	-	-	0
CLV	-	-	-	-	-	0
CMP	N	-	-	-	Z	C
CPX	N	-	-	-	Z	C
CPY	N	-	-	-	Z	C
DEC	N	-	-	-	Z	-
DEX	N	-	-	-	Z	-
DEV	N	-	-	-	Z	-
EOR	N	-	-	-	Z	-
INC	N	-	-	-	Z	-
INX	N	-	-	-	Z	-
INY	N	-	-	-	Z	-
LDA	N	-	-	-	Z	-
LDX	N	-	-	-	Z	-
LDY	N	-	-	-	Z	-
LSR	0	-	-	-	Z	C
ORA	N	-	-	-	Z	-
PLA	N	-	-	-	Z	-
PLP	NV	-	-	-	Z	C
ROL	N	-	-	-	Z	C
ROR	N	-	-	-	Z	C
RTI	NV	-	-	-	Z	C
SBC	NV	-	-	-	Z	C
SEC	-	-	-	-	-	1
SED	-	-	-	-	-	1
SEI	-	-	-	-	-	1
TAX	N	-	-	-	Z	-
TAY	N	-	-	-	Z	-
TSX	N	-	-	-	Z	-
TXA	N	-	-	-	Z	-
TYA	N	-	-	-	Z	-

① If in decimal mode Z flag is invalid  
 ② N = data bit 7  
 V = data bit 6  
 Z = AND result  
 C = borrow

Note: unlisted instructions have no effect on flags.

### Addressing Modes

Note: Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP \$1234 is 4C 34 12.

FORM	ADDRESSING	DESCRIPTION
nn	Absolute	Location nn holds data.
nn,X	Absolute X	Location nn+X holds data.
nn,Y	Absolute Y	Location nn+Y holds data.
A	Accumulator	Accumulator holds data.
#n	Immediate	n is data.
(n,X)	Ind X	Location n+X and next of page 0 hold address of data.**
(n,Y)	Ind Y	Address of data is Y + address held by location n and next of page 0.**
(nn)	Indirect	Location nn and next hold address to jump to.**
n	Relative	Address to jump to is n + address of next instruction, with n treated as a signed number.
n	Zero Page	Location n of page 0 holds data.
n,X	Zero Page X	Location n+X of page 0 holds data.
n,Y	Zero Page Y	Location n+Y of page 0 holds data.

\*n+X is computed discarding any carry.  
 \*\*2 bytes must not cross page boundary.

### ASCII Character Set

MSD	0	1	2	3	4	5	6	7
LSD	000	001	010	011	100	101	110	111
0	0000 NUL	DLE SP	0 @	P	p			
1	0001 SOH	DC1 !	1 A	Q	a	q		
2	0010 STX	DC2 "	2 B	R	r			
3	0011 ETX	DC3 #	3 C	S	s			
4	0100 EOT	DC4 \$	4 D	T	t			
5	0101 ENQ	NAK %	5 E	U	u			
6	0110 ACK	SYN &	6 F	V	v			
7	0111 BEL	ETB ' 7	G	W	w			
8	1000 BS	CAN ( 8	H	X	h	x		
9	1001 HT	EM ) 9	I	Y	i	y		
A	1010 LF	SUB * 10	J	Z	j	z		
B	1011 VT	ESC + 11	K	[	k	]		
C	1100 FF	FS - 12	L	\	l	]		
D	1101 CR	GS = 13	M	]	m	~		
E	1110 SO	RS > 14	N	!	n	~		
F	1111 SI	US / 15	O	-	o	DEL		


### Interrupts

IRQ is low level sensitive.  
 NMI is falling edge sensitive.  
 Reset sets I=1.  
 Interrupts are processed by:  
 1. Push PC of unexecuted instruction.  
 2. Push P.  
 3. I=1.  
 4. Jump via appropriate vector.

### Hex and Decimal Conversion

LSD →	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175
B	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255

### 6502 Pins



### Miscellaneous

S points to next free byte of stack.  
 Stack push decrements S.  
 In pushing PC, high byte is pushed first.  
 Pre 6/76 chips have no ROR instruction.  
 65XX is a totally software compatible family.  
 This card is based on specifications from MOS Technology, Inc.

### Registers

A ACCUMULATOR  
 Y Y INDEX REG  
 X X INDEX REG  
 PC PROGRAM COUNTER  
 S STACK PNTR  
 P FLAGS

A, Y, X, S, P - 1 byte  
 Only PC is 2 bytes.

### Unsigned Comparisons

example: CMP #n  
 A < n BCC YES  
 A > n BEQ YES  
 A > n BCC NO  
 A > n BNE YES  
 A ≥ n BCS YES  
 A ≠ n BNE YES  
 A ≤ n BCC YES  
 A ≤ n BEQ YES

YES represents label for code to be executed if condition is true. For > & <, test requires both instructions.  
 Internally, A-n is computed to determine N,Z,C flags.

### Abbreviations

B = number of Bytes  
 C = number of Cycles, also Carry.

n = 1 byte quantity  
 nn = 2 byte quantity

IRQ = Interrupt ReQuest  
 NMI = Non Maskable Interrupt  
 RES = Reset  
 XOR = Exclusive OR  
 (00→0 01→1 10→1 11→0)

A.P.S.X.Y.P.C = see "Registers"  
 N.V.B.D.I.Z.C = see "Status Flags"  
 #S@%() = see "Assembler Symbols"